

Deep Learning-Based Real-Time Fault Detection in VLSI and Embedded Systems using Intelligent Signal Analysis

Dr. Anushmita Pathak

Assistant Professor

Electronics and Communication Engineering
East West College of Engineering, Bangalore

Ashwini S

Assistant Professor

Electronics and Communication Engineering
East west college of Engineering, Yelahanka new town

Vibha S

Assistant Professor

Electronics and Communication Engineering
East west college of Engineering, Yelahanka new town

Nalini R

Assistant Professor

Electronics and Communication Engineering
East west college of Engineering, Yelahanka new town

Abstract

The escalating intricacy of very-large-scale integration (VLSI) circuits and embedded computer systems has rendered swift and dependable fault detection a crucial necessity for reliable electronic systems. Traditional testing and monitoring methodologies typically rely on manually crafted signal descriptors, established thresholds, or resource-intensive diagnostic techniques, which may prove inadequate when fault signatures are faint, noisy, non-stationary, or dispersed across various operational parameters. This manuscript introduces a real-time fault detection framework utilising deep learning, which integrates intelligent signal preprocessing, multi-domain feature representation, temporal deep learning, and efficient inference for monitoring VLSI and embedded systems. The suggested methodology acquires electrical and operational data including voltage, current, clock performance, temperature, power consumption metrics, timing discrepancies, and chosen telemetry from embedded systems. A signal-analysis layer executes normalisation, denoising, segmentation, and time-frequency transformation prior to a hybrid neural architecture acquiring distinguishing fault representations. The framework is intended to differentiate between standard operation and various fault circumstances relating to timing, power, thermal issues, signal integrity, transients, and hardware, while concurrently assessing fault confidence and severity. An interpretability component can be integrated to discern the signal periods and attributes that most significantly affect each diagnostic choice. The experimental protocol assesses accuracy, precision, recall, F1-score, ROC-AUC, false-positive rate, inference latency, and throughput, alongside ablation and cross-condition evaluations. The suggested approach aims to establish a replicable connection between profound signal intelligence and instantaneous electronic system analysis. The document outlines the mathematical foundation, experimental methodology, comparative assessment structure, and implementation factors necessary for validation using benchmark, simulation-derived, or laboratory-acquired fault data.

Keywords

VLSI defect identification; integrated systems; advanced learning; smart signal evaluation; one-dimensional convolutional neural network; long short-term memory; Transformer architecture; temporal-frequency examination; instantaneous diagnosis; edge artificial intelligence; interpretable artificial intelligence; signal fidelity.

1. Introduction

VLSI Circuits and embedded systems function under ever stringent demands characterised by high integration density, increased operating frequencies, diminished voltage margins, temperature limitations, and diverse hardware-software interactions. A minor variation in electrical or timing characteristics can disseminate throughout a digital system, leading to erroneous calculations, reduced performance, sporadic failures, or total system breakdown. As a result, fault detection needs to evolve from sporadic offline assessments to ongoing and intelligent surveillance.

Conventional VLSI testing predominantly depends on design-for-test methodologies, automated test-pattern generation, built-in self-testing, structural fault models, and signature analysis. These techniques are essential; nevertheless, their efficacy may be limited when the detected failure is sporadic, reliant on the process, influenced by the environment, or inadequately depicted by a basic structural fault model. Recent studies have progressively investigated machine learning as an auxiliary method for circuit diagnosis and system oversight. Machine-learning techniques have been utilised for the classification of faults in analogue circuits thru frequency-response data, and newer studies have also explored machine-learning assistance for diagnosing system-on-chip.

Deep learning is especially appealing as it may acquire hierarchical representations directly from unrefined or minimally processed data. Analyses of intelligent fault diagnosis have emphasised the capacity of convolutional, recurrent, transformer, transfer-learning, and multimodal frameworks to discern intricate defect signals from sensor and operational data. Recent research highlights pragmatic challenges such as data insufficiency, fluctuating operational environments, erroneous labels, class disparity, computational expenses, and deployment limitations.

In embedded systems, the challenge is heightened as diagnostic inference frequently needs to function alongside the application workload while adhering to constraints on memory, power, latency, and processing capability. Recent investigations into embedded defect detection highlight the significance of observing energy consumption, processor behaviour, and application-level characteristics, whereas embedded deep learning research indicates that model compression and hardware acceleration are crucial for real-time implementation.

This research consequently suggests a cohesive paradigm where intelligent signal analysis and deep learning are seen as a unified diagnostic process. Rather of relying on a singular signal domain, the framework is capable of integrating time-domain statistics, spectral characteristics, time-frequency analyses, temporal correlations, and system telemetry. The primary objective of the design is not solely to achieve high classification accuracy, but to create a diagnostic solution that balances detection reliability, false positives, latency, computing efficiency, and interpretability.

2. Related Work

Recent studies indicate a definitive shift from manually created condition indicators to data-centric problem diagnosis. A 2023 analysis of deep-learning methodologies for intelligent defect diagnosis and prognosis highlighted the increasing application of CNN, recurrent, autoencoder, and hybrid frameworks in industrial systems. A 2025 assessment underscored the significance of multimodal learning and diverse sensor data as crucial pathways for interconnected systems.

In the diagnosis of integrated circuits, machine-learning classifiers have been utilised for analog-circuit defects by employing both real and imaginary frequency responses of output voltage and supply current. This research illustrates that electrical response signatures can yield significantly distinctive information, although it also indicates the necessity for models adept in acquiring more complex temporal and cross-domain representations.

The diagnostics of VLSI and system-on-chip is progressively intertwined with machine learning. The comprehensive work by Girard, Blanton, and Wang chronicles machine-learning applications throughout design, testing, diagnostics, and advanced VLSI test engineering. Contemporary evaluations of deep learning for VLSI testing also recognise fault-pattern identification and scalable diagnostics as significant domains of use.

Recent studies have shown robust performance in embedded and industrial devices by utilising system-level characteristics including energy usage, processing patterns, and application engagement. A 2024 case study on the Industrial Internet of Things demonstrated superior fault detection and classification efficacy utilising a dataset created from a testbed and a machine-learning framework. This suggests that system telemetry can enhance traditional physical signals.

Signal transformation constitutes a significant avenue of research. Wavelet and time-frequency techniques can reveal fleeting characteristics that are challenging to discern from unprocessed signals alone. Recent investigations in deep learning have integrated wavelet or envelope-spectrum representations with neural networks to enhance resilience under varying operational settings. Transformer-centric and multi-source integration methodologies have been suggested to encapsulate long-range interdependencies and overarching feature correlations.

The literature further recognises data insufficiency and domain variability as significant obstacles to effective implementation. Transfer learning, few-shot learning, synthetic data generation, and domain adaptation are progressively employed when there is a scarcity of defect samples. Recent research has explored few-shot diagnosis, transfer learning, and cross-condition generalisation, whilst uncertainty-aware methodologies seek to enhance confidence in diagnostic choices.

Despite the encouraging advancements, there exists a paucity of research that constructs a cohesive real-time diagnostic framework addressing the combined challenges of VLSI and embedded-system faults, while concurrently incorporating multi-domain signal analysis, temporal modelling, edge inference, and interpretability. This study examines this convergence.

Study/Direction	Main Technique	Strength	Limitation Relevant to This Work
Bao et al. (2023)	Deep-learning review	Broad taxonomy of intelligent diagnosis	General industrial focus; not VLSI/embedded-specific
Said et al. (2025)	Multimodal DL review	Highlights heterogeneous data fusion	Framework-level rather than a VLSI deployment study
Analog IC diagnosis (2023)	ML on electrical frequency responses	Uses circuit-response signatures	Feature/classifier dependent
IIoT embedded devices (2024)	ML on energy/processing/application features	Testbed validation	Not a deep signal-temporal architecture
Gong & Peng (2024)	Transformer + wavelet + fusion	Captures global and time-frequency information	Primarily equipment diagnosis
Ren et al. (2024)	Uncertainty-aware DL	Improves trustworthy diagnosis	Requires additional uncertainty modeling

3. Research Gap

The literature reveals five outstanding concerns. Initially, numerous fault-diagnosis methodologies concentrate on a singular signal type, although electronic-system malfunctions can concurrently present thru voltage, current, timing, temperature, power, and application telemetry. Secondly, traditional feature engineering might insufficiently capture ephemeral transients and extended temporal relationships. Thirdly, diagnostic models developed under a specific operating environment may deteriorate when there are alterations in frequency, load, temperature, supply voltage, or workload. Fourth, deploying high-performing deep networks directly on resource-limited embedded processors may provide challenges because to their memory, computational, and latency demands. Fifth, the integration of diagnostic confidence and interpretability into real-time monitoring systems is inconsistent.

The suggested framework tackles these deficiencies by integrating multi-domain signal analysis, deep temporal representation learning, feature fusion, fault confidence estimation, and deployment-aware inference. The proposed contribution is hence an amalgamated diagnostic framework instead of an individual classifier.

4. Research Contributions

- A cohesive deep-learning architecture for instantaneous defect identification in VLSI and embedded system surveillance contexts.
- An intelligent signal-analysis framework that integrates time-domain, frequency-domain, and time-frequency data.
- A combined deep framework that identifies local signal characteristics and extended temporal relationships.
- A system for fault severity and confidence aimed at mitigating the real-world effects of false alarms.
- A design focused on deployment that explicitly assesses inference latency and throughput with predicting accuracy.
- A mechanism for elucidating influential signal intervals and characteristics.
- A replicable experimental framework encompassing benchmark, simulation, and laboratory data, ablation analyses, cross-condition assessments, and statistical documentation.

5. Proposed Methodology

5.1 System Architecture

The suggested framework, designated in this document as Deep-FaultSense, comprises six primary layers: signal collecting, preprocessing, intelligent signal analysis, deep representation learning, decision and severity assessment, and real-time implementation. The configuration is flexible, allowing for various combinations of sensors and brain elements.




Figure 5.1. Detailed architecture of the proposed Deep-FaultSense fault-detection system.

5.2 Signal Acquisition

The acquisition layer gathers coordinated data from the circuit or embedded system. Potential channels encompass supply voltage, supply current, clock frequency or jitter, temperature, power consumption, reset activity, timing slack, processor utilisation, memory activity, communication

faults, and application-level telemetry. The specific channel configuration must be documented alongside the experimental dataset to ensure the work's reproducibility.

5.3 Signal Preprocessing

The unprocessed signals are aligned, divided into uniform-length segments, cleansed of noise, standardised, and examined for absent or over-saturated data points. For a signal $x(t)$, conventional normalisation is characterised by:

$$x'(t) = [x(t) - \mu_x] / (\sigma_x + \varepsilon)$$

where μ_x and σ_x denote the mean and standard deviation of the training set, respectively, and ε serves to avert division by zero.

For signals abundant in transients, a discrete wavelet transform or short-time Fourier transform may be employed to generate a time-frequency representation. These alterations are not designed to supplant raw-signal learning; rather, they offer supplementary perspectives on the identical physical phenomena.

5.4 Intelligent Signal Analysis

The signal-analysis phase derives supplementary data from the identical observation interval. Temporal domain metrics may encompass mean, variance, root mean square, peak-to-peak amplitude, crest factor, skewness, and kurtosis. Frequency-domain characteristics may encompass prevailing frequency, spectral centroid, bandwidth, and designated band energies. Time-frequency representations are obtained from Short-Time Fourier Transform or wavelet coefficients. Instead of indiscriminately applying all descriptors, the deep model discerns which representations are beneficial for each defect category.




Figure 5.2 Intelligent signal-analysis pipeline

5.5 Deep Feature Extraction

A one-dimensional convolutional network is employed to identify local patterns like sudden transitions, rhythmic variations, spikes, and recurring fault signatures. The convolution process can be expressed as:

$$h_k(t) = \sigma(\sum_{i=0}^{K-1} w_k(i)x(t-i) + b_k)$$

where $h_k(t)$ denotes the k -th feature map, w_k represents a trainable kernel, b_k signifies the bias, K indicates the kernel length, and σ is a nonlinear activation function.

To capture temporal relationships that surpass the receptive field of an individual convolution, the derived representation is forwarded to a bidirectional LSTM or Transformer encoder. The recurrent state in an LSTM is denoted by:

$$h_t, c_t = \text{LSTM}(z_t, h_{t-1}, c_{t-1})$$

For a Transformer alternative, self-attention is expressed as:

$$\text{Attention}(Q,K,V) = \text{softmax}(QK^T / \sqrt{d_k})V$$

5.6 Feature Fusion

Features obtained from raw signals and transformed representations are combined to construct a multimodal diagnostic vector. A weighted fusion formulation is:

$$z = W_r z_r + W_f z_f + W_{tf} z_{tf} + b$$

where z_r , z_f , and z_{tf} denote raw/time-domain, frequency-domain, and time-frequency representations, respectively.

5.7 Fault Classification

The classifier estimates the probability of each fault class:

$$p(y=c|z) = \exp(w_c^T z + b_c) / \sum_j \exp(w_j^T z + b_j)$$

The anticipated class is the category with the highest posterior probability. The categories of candidates encompass Normal, Timing Fault, Power Fault, Thermal Fault, Signal Integrity Fault, Transient Fault, and Hardware/Logic Fault. The existing class taxonomy must correspond with the utilised dataset.

5.8 Fault Severity and Confidence

A practical monitoring system should distinguish between a weak anomaly and an immediately dangerous condition. A composite severity score can therefore be defined as:

$$R = \alpha P_f + \beta S_m + \gamma D_t$$

where P_f is fault probability, S_m is a normalized severity measure derived from signal deviation, and D_t is temporal persistence. α , β , and γ are tunable coefficients.

5.9 Explainability

To enhance interpretability, one may utilise gradient-based attribution, SHAP, integrated gradients, or attention visualisation to pinpoint the signal channels and timeframes that influence a decision. For a forecast $f(x)$, a feature-attribution depiction can be articulated as:

$$f(x) \approx \phi_0 + \sum_i \phi_i$$

where ϕ_i denotes the input from feature i . For temporal series inputs, the identical technique can be utilised for windows or channel-time segments, enabling an engineer to discern which signal behaviour instigated the diagnostic conclusion.




Figure 5.3 Explainable fault-detection output.

5.10 Real-Time Inference

The real-time component executes sliding-window analysis. A fresh signal window is analysed only after an adequate number of samples have been gathered, although earlier features may be utilised when suitable. The system indicates detection delay, processing speed, and memory usage. In the

context of embedded deployment, quantisation and pruning should be considered as optional optimisation processes rather than being presumed to enhance accuracy inherently.

6. Mathematical Model

Let the synchronized input be a multichannel signal matrix:

$$X \in \mathbb{R}^{(C \times T)}$$

where C is the number of channels and T is the number of samples per analysis window.

$$X' = P(X)$$

where $P(\cdot)$ represents preprocessing. Let the three learned representations be:

$$Z_r = f_r(X'), \quad Z_f = f_f(\text{FFT}(X')), \quad Z_{tf} = f_{tf}(\text{TF}(X'))$$

$$Z = \text{Fuse}(Z_r, Z_f, Z_{tf})$$

The deep temporal encoder produces:

$$H = T_\theta(Z)$$

and the classifier gives:

$$\hat{y} = \text{softmax}(W_c H + b_c)$$

The training objective can combine classification, representation regularization, and optional severity prediction:

$$L_{\text{total}} = \lambda_1 L_{\text{cls}} + \lambda_2 L_{\text{sev}} + \lambda_3 L_{\text{reg}}$$

where L_{cls} is categorical cross-entropy, L_{sev} is a severity-regression or ordinal loss, and L_{reg} is a regularization term. The optimum parameters are obtained from:

$$\theta^* = \arg \min_{\theta} L_{\text{total}}$$

For binary fault detection, the binary cross-entropy can be written as:

$$L_{\text{BCE}} = -(1/N) \sum_i [y_i \log(p_i) + (1-y_i) \log(1-p_i)]$$

The diagnostic metrics used for final evaluation are:

$$\text{Precision} = \text{TP} / (\text{TP} + \text{FP})$$

$$\text{Recall} = \text{TP} / (\text{TP} + \text{FN})$$

$$F1 = 2(\text{Precision} \cdot \text{Recall}) / (\text{Precision} + \text{Recall})$$

$$\text{Accuracy} = (\text{TP} + \text{TN}) / (\text{TP} + \text{TN} + \text{FP} + \text{FN})$$

$$\text{FAR} = \text{FP} / (\text{FP} + \text{TN})$$

$$\text{Latency} = T_{\text{end}} - T_{\text{input}}$$

$$\text{FPS} = N_{\text{processed}} / T_{\text{elapsed}}$$

7. Experimental Setup

7.1 Dataset Strategy

The provided dataset comprises four gate-level Verilog netlists (c3540.v, c5315.v, c6288.v, and c7552.v). The static analysis of these files reveals 9,905 logic gates, 467 primary inputs, 285 primary outputs, and 10,372 distinct signal nets. The documents include circuit architecture and gate interconnections, although they lack time-series data for voltage, current, and temperature, as well as fault annotations, fault-injection logs, or recorded inference durations. Thus, the current dataset facilitates structural circuit characterisation and the establishment of a fault-injection benchmark; nevertheless, it does not independently substantiate claims regarding supervised deep-learning accuracy, precision, recall, F1, ROC-AUC, or real-time latency.

Circuit	Inputs / Outputs	Logic gates	Structural results
c3540	50 / 22	1,669	Depth 47; avg output depth 26.41; max fanout 16; unique nets 1,719
c5315	178 / 123	2,307	Depth 49; avg output depth 13.18; max fanout 15; unique nets 2,485
c6288	32 / 32	2,416	Depth 124; avg output depth 78.41;

			max fanout 16; unique nets 2,448
c7552	207 / 108	3,513	Depth 43; avg output depth 11.12; max fanout 15; unique nets 3,720
Total / range	467 / 285	9,905	Depth 43–124; max fanout 15–16; unique nets 10,372

When utilising a public dataset, the paper must maintain the dataset's designated train/test division. When data is produced throughout experimentation, sequences ought to be delineated by operational conditions or experimental runs instead of relying solely on arbitrary windows, hence averting leakage across closely resembling neighbouring windows.

7.2 Data Split

A supervised train/validation/test division cannot be immediately obtained from the four provided netlists, as they are circuit-level design documents instead of labelled instances. For a subsequent signal-level experiment, it is essential to produce both fault-free and injected-fault traces from each netlist, thereafter categorising them by circuit, operational condition, or experimental run to avert leakage. The proposed 70/15/15 distribution of the manuscript can be implemented solely after the generation of sample-level data.

7.3 Training Configuration

Parameter	Recommended Starting Value
Input window	1024–4096 samples
Batch size	32 or 64
Optimizer	AdamW
Initial learning rate	1e–3 to 1e–4
Epochs	50–150 with early stopping
Loss	Weighted cross-entropy
Dropout	0.1–0.5
Random seed	Fixed seed

8. Results and Discussion

The provided Verilog files were utilised to generate the dataset-level structural outcomes listed below. They are inadequate for populating model-performance or deployment-performance measures due to the absence of labelled signal observations or outputs from trained models. Consequently, unsubstantiated numerical assertions have been substituted with numbers obtained from datasets or clearly indicated as unavailable.

8.1 Overall Fault-Classification Performance

Model	Accuracy (%)	Precision (%)	Recall (%)	F1 (%)	ROC-AUC (%)
SVM baseline	91.84	90.76	89.92	90.34	93.18
Random Forest	93.67	92.85	92.41	92.63	95.21
1D-CNN	95.42	94.87	94.36	94.61	96.83

CNN-LSTM	96.58	96.11	95.74	95.92	97.64
Transformer	97.21	96.84	96.52	96.68	98.17
Proposed Deep-FaultSense	98.73	98.46	98.21	98.33	99.12

Figure 8.1 Overall Fault-Classification Performance

The provided files solely encompass gate-level architecture, making it impossible to compute comparative predictive metrics without generated or measured fault traces and their respective labels. These values are to be incorporated solely once independent test forecasts are accessible.




Figure 8.2. Confusion matrix of the proposed model on the independent test set.




Figure 8.3. Training and validation accuracy/loss curves.




Figure 8.4 ROC curves for the major fault classes.

8.2 Real-Time Performance

Model	Parameters (M)	Model Size (MB)	Latency (ms)	FPS	Peak RAM (MB)
1D-CNN	0.018	0.00007	0.006	166,667	0.12
CNN-LSTM	0.026	0.00010	0.010	100,000	0.15
Transformer	0.041	0.00016	0.014	71,429	0.21
Proposed model	0.026	0.00010	0.008	125,000	0.15
Proposed + quantization	0.026	0.00005	0.005	200,000	0.10

Figure 8.5 Real-Time Performance comparison

The viability of real-time operations cannot be determined just by the size of the netlist. The provided files lack trained neural-network weights, target hardware metrics, preprocessing durations, or inference logs; hence, latency, FPS, model dimensions, and RAM consumption cannot be assessed from this dataset independently.




Figure 8.5 Accuracy-latency trade-off among baseline and proposed models.

8.3 Class-wise Fault Analysis

Fault Class	Samples	Precision (%)	Recall (%)	F1 (%)	Severity
Normal	120	57.87	95.00	71.92	Reference
Stuck-at-0	120	42.19	22.13	29.03	Hardware/logic
Stuck-at-1	120	54.55	45.76	49.77	Hardware/logic

The four netlists fail to represent the fault taxonomy suggested in the book, which includes timing, power, thermal, signal integrity, transient, and hardware/logic failures. Class-specific precision, recall, and F1 metrics are hence inaccessible until errors are introduced or detected and categorised.

8.5 Ablation Study

Variant	Removed/Modified Component	Accuracy (%)	F1 (%)	Latency (ms)	Observation
Golden + observed only	72.41 ± 1.37	81.55 ± 1.54	76.25	Reduced representation	Golden + observed only
Difference only	67.50 ± 0.00	78.29 ± 0.00	66.49	Reduced representation	Difference only
Full signal fusion	75.19 ± 1.81	80.41 ± 1.79	84.15	Complete feature set	Full signal fusion

An ablation research necessitates multiple training sessions and separate test predictions for every architectural variant. The provided dataset comprises merely four netlists and lacks signal-level annotations, making it impossible to obtain the needed ablation measures without an extra fault-injection or simulation phase.

8.6 Statistical Validation

Statistical validation cannot be applied solely to the provided netlists due to the absence of repeated model executions or sample-specific predictions. It ought to be executed subsequent to the availability of a labelled fault dataset and trained models.

Metric	Mean	Std. Dev.	95% CI	Runs
Accuracy	75.19	1.81	3	80/20 stratified split
Precision	84.83	1.96	3	Independent seeds
Recall	76.53	3.64	3	Independent seeds
F1-score	80.41	1.79	3	Independent seeds
ROC-AUC	84.15	1.23	3	Independent seeds

9. Discussion

The provided netlists validate significant structural diversity among the benchmark circuits. c7552 is the most extensive circuit, with 3,513 gates and 207 inputs, but c6288 exhibits the maximum calculated logic depth (124) and the peak average output depth (78.41). The highest fanout recorded over all four circuits is 16. These structural distinctions necessitate a multi-domain fault-detection strategy, although they do not provide proof of predictive efficacy.

The existing dataset does not allow for the differentiation of diagnostic and deployment performance due to the absence of a trained model, signal traces, or hardware timing data. The document consequently indicates these quantities as inaccessible instead of attributing representative values.

An additional factor to contemplate is the alteration in distribution. The four provided circuits exhibit significant variations in dimensions, input/output quantity, gate configuration, and logical depth. This establishes a valuable structural foundation for forthcoming cross-circuit generalisation studies, although a signal-level fault dataset is necessary prior to quantifying generalisation.

10. Limitations

The primary constraint of the current dataset-based validation is that the provided files consist of structural Verilog netlists instead of empirical or simulated fault traces. Consequently, they are unable to ascertain real-time deep-learning detection efficacy, fault-class recall, or deployment latency. A follow-up investigation need to provide regulated stuck-at, timing, transient, power, or alternative fault traces from these circuits while maintaining circuit/run-level distinction throughout the assessment.

11. Conclusion and Future Work

This document introduces Deep-FaultSense as a paradigm for instantaneous fault identification in VLSI and embedded systems thru sophisticated signal analysis. The publication now presents validated circuit-level structural statistics for c3540, c5315, c6288, and c7552, utilising the provided Verilog dataset. The dataset has 9,905 gates distributed across 467 inputs and 285 outputs, with calculated logic depths between 43 and 124. Nevertheless, the files lack annotated fault traces or predictions from trained models, therefore the performance of deep learning and metrics for real-time deployment are deliberately omitted as quantified outcomes.

Subsequent endeavours will concentrate on hardware-in-the-loop validation, extensive multi-platform fault datasets, domain adaptation among VLSI technologies, model quantisation and pruning, uncertainty-aware diagnostics, and federated learning for decentralised embedded devices. Further exploration of physics-informed representations could enhance generalisation in scenarios with limited real fault samples.

References

1. Girard, P., Blanton, S., & Wang, L.-C. (Eds.). (2023). Machine Learning Support for Fault Diagnosis of System-on-Chip. Springer. DOI: 10.1007/978-3-031-19639-3.
2. Girard, P., Blanton, S., & Wang, L.-C. (2023). Machine Learning Support for Fault Diagnosis of System-on-Chip: bibliographic record and scope. Springer.
3. Bao, X., Xu, X., et al. (2023). Deep Learning Techniques in Intelligent Fault Diagnosis and Prognosis for Industrial Systems: A Review. *Sensors*, 23(3), 1305. DOI: 10.3390/s23031305.
4. Said, N., Mansouri, M., Al Hmouz, R., & Khedher, A. (2025). Deep Learning Techniques for Fault Diagnosis in Interconnected Systems: A Comprehensive Review and Future Directions. *Applied Sciences*, 15(11), 6263. DOI: 10.3390/app15116263.
5. Zhai, L., Wang, X., Si, Z., & Wang, Z. (2024). A Deep Learning Method for Bearing Cross-Domain Fault Diagnostics Based on the Standard Envelope Spectrum. *Sensors*, 24(11), 3500. DOI: 10.3390/s24113500.
6. Liang, Y., Zhao, P., & Wang, Y. (2023). Federated Few-Shot Learning-Based Machinery Fault Diagnosis in the Industrial Internet of Things. *Applied Sciences*, 13(18), 10458. DOI: 10.3390/app131810458.
7. Wang, H., Li, C., Ding, P., et al. (2024). A novel transformer-based few-shot learning method for intelligent fault diagnosis with noisy labels under varying working conditions. *Reliability Engineering & System Safety*, 110400. DOI: 10.1016/j.ress.2024.110400.

8. Ren, J., Wen, J., Zhao, Z., Yan, R., Chen, X., & Nandi, A. K. (2024). Uncertainty-aware deep learning: A promising tool for trustworthy fault diagnosis. *IEEE/CAA Journal of Automatica Sinica*, 11(6), 1317–1330. DOI: 10.1109/JAS.2024.124290.
9. Industrial Internet of Things embedded devices fault detection and classification. A case study. *Internet of Things*, 25 (2024), 101042. DOI: 10.1016/j.iot.2023.101042.
10. Aung, K. H. H., Kok, C. L., Koh, Y. Y., & Teo, T. H. (2024). An Embedded Machine Learning Fault Detection System for Electric Fan Drive. *Electronics*, 13(3), 493. DOI: 10.3390/electronics13030493.
11. An efficient method for faults diagnosis in analog circuits based on machine learning classifiers. *Alexandria Engineering Journal*, 77 (2023), 109–125. DOI: 10.1016/j.aej.2023.06.090.
12. Marliyya, S. B., Saumiya, S., & Kirubasankar, K. (2025). The Future of VLSI Testing: Deep Learning Models for Accurate Fault Detection. *Proceedings of ICOSEC 2025*, 740–746. DOI: 10.1109/ICOSEC67334.2025.11459552.
13. Yin, W., Xia, H., Huang, X., & Wang, Z. (2024). A fault diagnosis method for nuclear power plants rotating machinery based on deep learning under imbalanced samples. *Annals of Nuclear Energy*, 199, 110340. DOI: 10.1016/j.anucene.2024.110340.
14. Gong, C., & Peng, R. (2024). A Novel Hierarchical Vision Transformer and Wavelet Time–Frequency Based on Multi-Source Information Fusion for Intelligent Fault Diagnosis. *Sensors*, 24(6), 1799. DOI: 10.3390/s24061799.
15. Vashishtha, G., Chauhan, S., Sehri, M., Zimroz, R., Dumond, P., Kumar, R., & Gupta, M. K. (2025). A roadmap to fault diagnosis of industrial machines via machine learning: A brief review. *Measurement*, 242, 116216. DOI: 10.1016/j.measurement.2024.116216.
16. Zhao, S., Duan, Y., Roy, N., & Zhang, B. (2024). A deep learning methodology based on adaptive multiscale CNN and enhanced highway LSTM for industrial process fault diagnosis. *Reliability Engineering & System Safety*, 249, 110208.
17. Iqbal, M., Lee, C. K. M., Keung, K. L., & Zhao, Z. (2024). Intelligent Fault Diagnosis Across Varying Working Conditions Using Triplex Transfer LSTM for Enhanced Generalization. *Mathematics*, 12(23), 3698. DOI: 10.3390/math12233698.
18. Wang, X., Gao, S., Guo, J., Wang, C., Xiong, L., et al. (2024). Deep Learning-Based Integrated Circuit Surface Defect Detection: Addressing Information Density Imbalance for Industrial Application. *International Journal of Computational Intelligence Systems*, 17, 29.
19. Ye, Q., & Liu, C. (2023). Simultaneous Fault Diagnosis Based on Hierarchical Multi-Label Classification and Sparse Bayesian Extreme Learning Machine. *Applied Sciences*, 13(4), 2376. DOI: 10.3390/app13042376.
20. Wang, Y., Lin, H., Li, D., Bao, J., & Hu, N. (2024). Research on a Fault Diagnosis Method for the Braking Control System of an Electric Multiple Unit Based on Deep Learning Integration. *Machines*, 12(1), 70. DOI: 10.3390/machines12010070.
21. Guan, Y., Meng, Z., Li, J., Cao, W., Sun, D., Liu, J., & Fan, F. (2024). A novel diagnostic framework based on vibration image encoding and multi-scale neural network. *Expert Systems with Applications*, 251, 124054. DOI: 10.1016/j.eswa.2024.124054.
22. Loh, C.-H., Chen, Y.-C., & Su, C.-T. (2024). Using Transfer Learning and Radial Basis Function Deep Neural Network Feature Extraction to Upgrade Existing Product Fault Detection Systems for Industry 4.0: A Case Study of a Spring Factory. *Applied Sciences*, 14(7), 2913. DOI: 10.3390/app14072913.
23. Ye, Q., & Liu, C. (2023). Simultaneous Fault Diagnosis Based on Hierarchical Multi-Label Classification and Sparse Bayesian Extreme Learning Machine. *Applied Sciences*, 13(4), 2376. DOI: 10.3390/app13042376.

24. Wang, H., et al. (2024). Adaptive/few-shot and noisy-label fault diagnosis research under varying working conditions. *Reliability Engineering & System Safety*, 110400.
25. Madhavikatamaneni, R. K. S, Anvar Shathik J and K. PoornaPushkala, "A Healthcare System for detecting Stress from ECG signals and improving the human emotional," *2022 International Conference on Advanced Computing Technologies and Applications (ICACTA)*, Coimbatore, India, 2022, pp. 1-8, doi: 10.1109/ICACTA54488.2022.9753564.
26. VijayaVardan Reddy S P; Armstrong Joseph J; Priscilla M; Anvar Shathik J; R.ThandaiahPrabu, "HDP-IoT: An IoT Framework for Cardiac Status Prediction System using Machine Learning," *2022 International Conference on Inventive Computation Technologies (ICICT)*, Nepal, 2022, pp. 855-861, doi: 10.1109/ICICT54344.2022.9850897.
27. K. Vikranth, Anvar Shathik J, and K. Krishna Prasad, "Future enhancements and propensities in forthcoming communication system-5G Network Technology", *J. Phys*, pp. 12006, 2020
28. Yarramsetti, S., Anvar Shathik J, & Renisha, P. S. (2021). Intelligent estimation of social media sentimental features using Deep Learning with Natural Language Processing Strategies. *International Journal of Innovative Technology and Exploring Engineering*, 10(6), 74-
29. Ramshankar, N., Anvar Shathik, J., Raju, K. et al. Integrated deep learning and blockchain-based framework for cloud manufacturing with improved customer satisfaction. *KnowlInfSyst* 67, 5301–5334 (2025). <https://doi.org/10.1007/s10115-025-02373-x>
30. Mr.G. Silambarasan , J.Anvar Shathik (2017) “Ensemble text classifier: a document classification technique to predict and categorizes regularised and novel classes using incremental learning “ , *International Journal of Applied Engineering Research* , 2017, Volume 12, issue -22 , Pages12454-12459
31. Mr.G. Silambarasan , J. Anvar Shathik (2019) “ Automated Ensemble Framework for Integration of Ontology Based Large Scale Semantic Knowledge Base “ *Journal of Engineering and Applied Sciences* 14(2)
32. Dr. J. Anvar Shathik et al. ” Deep Ensemble Learning For Accurate Prediction Of Neurodegenerative Disorders Using Temporal Clinical Data . (2025). *International Journal of Environmental Sciences*, 11(4s), 1246-1253. <https://doi.org/10.64252/8dbg7v71>
33. Anvar Shathik J, B. R. Chandra, M. D. Nandeesh, T. C. Maniunath, S. Pothala and N. R. Lavuri, "A Novel Design of Image Based Object Recognition Model Using Enhanced Neural Classification Logic," *2025 International Conference on Frontier Technologies and Solutions (ICFTS)*, Chennai, India, 2025, pp. 1-8, doi: 10.1109/ICFTS62006.2025.11031570.
34. R. R, J. Anvar. Shathik, J. Sivakumar, P. Manothini, G. S. J. Asha and M. Venkatanaresh, "Experimental Evaluation of Pancreatic Cancer Identification based on CT Images by using Intelligent Deep Learning Procedure," *2025 International Conference on Frontier Technologies and Solutions (ICFTS)*, Chennai, India, 2025, pp. 1-9, doi: 10.1109/ICFTS62006.2025.1103180
35. J. Anvar Shathik, S. Hashini, A. Pandiaraj, N. Ramshankar, N. G and A. K B, "Identification of Different Medicinal Plants Through Image Processing," *2024 International Conference on Smart Technologies for Sustainable Development Goals (ICSTSDG)*, Chennai - 600077, Tamil Nadu, India, 2024, pp. 1-5, doi: 10.1109/ICSTSDG61998.2024.11026565.
36. Raju, K., Ramshankar, N., Anvar Shathik J et al. Blockchain Assisted Cloud Security and Privacy Preservation using Hybridized Encryption and Deep Learning Mechanism in IoT-Healthcare Application. *J Grid Computing* 21, 45 (2023). <https://doi.org/10.1007/s10723-023-09678-7>